Thursday, January 12, 2006

Server & Shared Memory Access

Server is composed of one or more CPUs and device controllers connected through Bus.
CPUs and Device Controllers are executed co-currently and competing for memory cycle.
Memory Controller is to synchronize accessing to memory so that CPUs and Device
Controllers are accessing Memory Cycle orderly.

No comments: